Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add QS8_QC8W GEMM/IGEMM microkernels for Wasm Relaxed Unsigned and Signed … #6505

Merged
merged 4 commits into from
Jul 18, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
102 changes: 102 additions & 0 deletions bench/qs8-gemm-e2e.cc
Original file line number Diff line number Diff line change
Expand Up @@ -1820,9 +1820,111 @@ static void GEMMEnd2EndBenchmark(
benchmark::utils::CheckWAsmSDOT);
}

static void qs8_qc8w_gemm_2x8c16__wasmsdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmsdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_2x8c16__wasmsdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmsdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x8c16__wasmsdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/2, /*nr=*/8, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmSDOT);
}
static void qs8_qc8w_gemm_3x8c16__wasmsdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmsdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_3x8c16__wasmsdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmsdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x8c16__wasmsdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/3, /*nr=*/8, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmSDOT);
}
static void qs8_qc8w_gemm_4x8c16__wasmsdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmsdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_4x8c16__wasmsdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmsdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x8c16__wasmsdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/4, /*nr=*/8, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmSDOT);
}

static void qs8_qc8w_gemm_2x4c16__wasmusdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_2x4c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_2x4c16__wasmusdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x4c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x4c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/2, /*nr=*/4, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmUSDOT);
}
static void qs8_qc8w_gemm_3x4c16__wasmusdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_3x4c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_3x4c16__wasmusdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x4c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x4c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/3, /*nr=*/4, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmUSDOT);
}
static void qs8_qc8w_gemm_4x4c16__wasmusdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_4x4c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_4x4c16__wasmusdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x4c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x4c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/4, /*nr=*/4, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmUSDOT);
}

static void qs8_qc8w_gemm_2x8c16__wasmusdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_2x8c16__wasmusdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x8c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/2, /*nr=*/8, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmUSDOT);
}
static void qs8_qc8w_gemm_3x8c16__wasmusdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_3x8c16__wasmusdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x8c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/3, /*nr=*/8, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmUSDOT);
}
static void qs8_qc8w_gemm_4x8c16__wasmusdot(benchmark::State& state, models::ExecutionPlanFactory model) {
GEMMEnd2EndBenchmark(state, model,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_4x8c16__wasmusdot,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmusdot,
xnn_qs8_qc8w_igemm_minmax_fp32_ukernel_1x8c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
/*mr=*/4, /*nr=*/4, /*log2_kr=*/4, /*log2_sr=*/0,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_QS8_END2END(qs8_qc8w_gemm_2x4c16__wasmsdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_3x4c16__wasmsdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_4x4c16__wasmsdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_2x8c16__wasmsdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_3x8c16__wasmsdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_4x8c16__wasmsdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_2x4c16__wasmusdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_3x4c16__wasmusdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_4x4c16__wasmusdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_2x8c16__wasmusdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_3x8c16__wasmusdot)
BENCHMARK_QS8_END2END(qs8_qc8w_gemm_4x8c16__wasmusdot)
#endif // XNN_ARCH_WASMRELAXEDSIMD


Expand Down
132 changes: 132 additions & 0 deletions bench/qs8-qc8w-gemm-fp32.cc
Original file line number Diff line number Diff line change
Expand Up @@ -3810,6 +3810,138 @@
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_4x4c16__wasmsdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmsdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmsdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_gemm_goi_w,
/*mr=*/1, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmsdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmsdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmsdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_gemm_goi_w,
/*mr=*/2, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmsdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmsdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmsdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_gemm_goi_w,
/*mr=*/3, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmsdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmsdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmsdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_gemm_goi_w,
/*mr=*/4, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmsdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_1x4c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x4c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/1, /*nr=*/4, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_1x4c16__wasmusdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_2x4c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_2x4c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/2, /*nr=*/4, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_2x4c16__wasmusdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_3x4c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_3x4c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/3, /*nr=*/4, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_3x4c16__wasmusdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_4x4c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_4x4c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/4, /*nr=*/4, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_4x4c16__wasmusdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/1, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_1x8c16__wasmusdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/2, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_2x8c16__wasmusdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/3, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_3x8c16__wasmusdot)

static void qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmusdot(benchmark::State& state, const char* net) {
GEMMBenchmark(state,
xnn_qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmusdot,
xnn_init_qs8_qc8w_conv_minmax_fp32_wasmsimd_params,
xnn_pack_qs8_to_qu8_gemm_goi_w,
/*mr=*/4, /*nr=*/8, /*kr=*/16, /*sr=*/1,
benchmark::utils::CheckWAsmUSDOT);
}

BENCHMARK_GEMM(qs8_qc8w_gemm_minmax_fp32_ukernel_4x8c16__wasmusdot)
#endif // XNN_ARCH_WASMRELAXEDSIMD


Expand Down
9 changes: 9 additions & 0 deletions bench/utils.cc
Original file line number Diff line number Diff line change
Expand Up @@ -560,6 +560,15 @@ void MultiThreadingParameters(benchmark::internal::Benchmark* benchmark) {
return true;
}

bool CheckWAsmUSDOT(benchmark::State& state) {
const xnn_hardware_config* hardware_config = xnn_init_hardware_config();
if (hardware_config == nullptr || !hardware_config->use_wasm_usdot) {
state.SkipWithError("no WAsm USDOT support");
return false;
}
return true;
}

bool CheckWAsmBLENDVPS(benchmark::State& state) {
const xnn_hardware_config* hardware_config = xnn_init_hardware_config();
if (hardware_config == nullptr || !hardware_config->use_wasm_blendvps) {
Expand Down
4 changes: 4 additions & 0 deletions bench/utils.h
Original file line number Diff line number Diff line change
Expand Up @@ -229,6 +229,10 @@ bool CheckWAsmPSHUFB(benchmark::State& state);
// If WAsm SDOT is unsupported, report error in benchmark state, and return false.
bool CheckWAsmSDOT(benchmark::State& state);

// Check if USDOT instruction is available in WAsm Relaxed SIMD as Relaxed Integer Dot Product with Accumulation.
// If WAsm USDOT is unsupported, report error in benchmark state, and return false.
bool CheckWAsmUSDOT(benchmark::State& state);

// Check if BLENDVPS instruction is available in WAsm Relaxed SIMD as Relaxed Lane Select.
// If WAsm BLENDVPS is unsupported, report error in benchmark state, and return false.
bool CheckWAsmBLENDVPS(benchmark::State& state);
Expand Down
24 changes: 24 additions & 0 deletions cmake/gen/wasmrelaxedsimd_microkernels.cmake
Original file line number Diff line number Diff line change
Expand Up @@ -439,13 +439,37 @@ SET(ALL_WASMRELAXEDSIMD_MICROKERNEL_SRCS
src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c16-minmax-wasmsdot.c
src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c16-minmax-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x8c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x8c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x8c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x8c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x8c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x8c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x8c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c16-minmax-fp32-wasmusdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x8c16-minmax-fp32-wasmsdot.c
src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x8c16-minmax-fp32-wasmusdot.c
src/qs8-vcvt/gen/qs8-vcvt-wasmrelaxedsimd-u8.c
src/qs8-vcvt/gen/qs8-vcvt-wasmrelaxedsimd-u16.c
src/qs8-vcvt/gen/qs8-vcvt-wasmrelaxedsimd-u32.c
Expand Down
24 changes: 24 additions & 0 deletions gen/wasmrelaxedsimd_microkernels.bzl
Original file line number Diff line number Diff line change
Expand Up @@ -435,13 +435,37 @@ ALL_WASMRELAXEDSIMD_MICROKERNEL_SRCS = [
"src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c16-minmax-wasmsdot.c",
"src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c16-minmax-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c16-minmax-fp32-wasmusdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x8c16-minmax-fp32-wasmsdot.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x8c16-minmax-fp32-wasmusdot.c",
"src/qs8-vcvt/gen/qs8-vcvt-wasmrelaxedsimd-u8.c",
"src/qs8-vcvt/gen/qs8-vcvt-wasmrelaxedsimd-u16.c",
"src/qs8-vcvt/gen/qs8-vcvt-wasmrelaxedsimd-u32.c",
Expand Down
Loading