Skip to content

Latest commit

 

History

History
44 lines (29 loc) · 2.44 KB

README.md

File metadata and controls

44 lines (29 loc) · 2.44 KB

Tiny Tapeout VHDL Project Template (experimental)

Warning

VHDL support for Tiny Tapeout is experimental. The template may get changes during the shuttle and VHDL support may be dropped for future shuttles if we see low usage.

What is Tiny Tapeout?

Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.

To learn more and get started, visit https://tinytapeout.com.

Set up your VHDL project

  1. Add your VHDL files to the src folder.
  2. Edit the info.yaml and update information about your project, paying special attention to the source_files and top_module properties. If you are upgrading an existing Tiny Tapeout project, check out our online info.yaml migration tool.
  3. Edit docs/info.md and add a description of your project.
  4. Adapt the testbench to your design. See test/README.md for more information.

The GitHub action will automatically build the ASIC files using OpenLane.

Enable GitHub actions to build the results page

Resources

What next?